Tek-Tips is the largest IT community on the Internet today!

Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!

Register Log in
  • Congratulations derfloh on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!

VHDL and NOT

Status
Not open for further replies.
smileyone

smileyone

Technical User
Joined
Jul 5, 2000
Messages
18
Location
US
Will an assignment like this work? Does not work on vectors?

notbsub(7 downto 0) <= not(bsubin(7 downto 0));
 
Sort by date Sort by votes
..Of course, it works. There's nothing wrong with this.

RV
 
Upvote 0 Downvote
Status
Not open for further replies.

Similar threads

fig00000
  • Locked
  • Question Question
Strange reaction in dynamically created textbox and addhandler
Replies
0
Views
687
fig00000
fig00000
AAJR72
  • Locked
  • Question Question
VHDL testbench
Replies
0
Views
602
AAJR72
AAJR72
Konstantinosdms
  • Locked
  • Question Question
Question about MIPS on vhdl
Replies
0
Views
482
Konstantinosdms
Konstantinosdms
confabio
  • Locked
  • Question Question
VHDL state machine
Replies
0
Views
527
confabio
confabio
ClyntonBR
  • Locked
  • Question Question
VHDL for simulation in ModelSim or Quartus II.
Replies
0
Views
458
ClyntonBR
ClyntonBR

Part and Inventory Search

Sponsor

Back
Top