Tek-Tips is the largest IT community on the Internet today!

Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!

  • Congratulations strongm on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!

urgent ! Design memory fifo

Status
Not open for further replies.

morgisa

Programmer
Jul 14, 2008
3
0
0
IT
Making a memory FIFO length 16KB in which the data are entered when the signal is push
high, and are read when the signal of pop is high.
The written data are stored with the code correction Hamming, and decoded when reading.
In this way the data in the memory FIFO are protected from errors on the single bit
The device will have the following I / O ports:
clk,res in Std logic
Push,pop in Std logic
Data_in in Std_logic_vector(7 downto 0)
Data_out out Std_logic_vector(7 downto 0)
 
Status
Not open for further replies.

Part and Inventory Search

Sponsor

Back
Top