Tek-Tips is the largest IT community on the Internet today!

Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!

Register Log in
  • Congratulations derfloh on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!

Divider 1

Status
Not open for further replies.
JOSINULM

JOSINULM

Technical User
Joined
Dec 15, 2003
Messages
6
Location
DE
Hi, I need to divide two integer signals but the synthesis program didn't admit the operand "/", and I read that I will need to implement a Divider.

Anyone has the code of a divider or can tell me where I can found it.

Thank you, very much

Jos
 
Sort by date Sort by votes
Thank you Naraic for your answer but the link to opencore is failed, can you send me the new direction.

Jos
 
Upvote 0 Downvote
Status
Not open for further replies.

Similar threads

andychess86
  • Locked
  • Question Question
clk divider not working as expected
Replies
2
Views
297
Robbe147
Robbe147
sunil401
  • Locked
  • Question Question
Clock Divider 100MHz to 26MHz
Replies
1
Views
401
jeandelfrigo
jeandelfrigo
manofwax1
  • Locked
  • Question Question
Frequency Divider
Replies
1
Views
256
BertVhdl
BertVhdl
ECE1ENGR
  • Locked
  • Question Question
VHDL DIVIDER SOURCE CODE QUESTION? I NEED EXPERT HELP
Replies
0
Views
135
ECE1ENGR
ECE1ENGR
JTRAETS
  • Locked
  • Question Question
Xilinx Pipelined Divider Problem
Replies
7
Views
408
VHDLguy
VHDLguy

Part and Inventory Search

Sponsor

Back
Top