I need a code to implemet a frequency divisor. I use an Altera Apex20KE for my thesis. I've just done so with schematic blocks and library elements or with some file in VHDL. Now I would do the same thing with an only one file VHDL. I would use a variable wich define how many DFF in cascade to...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.