Hello,
I have a case statement that uses expressions derived from a generic input to the module and while it compiles and simulates, ISE does not like it much [and it doesn't agree with strict VHDL coding either] and I am looking for a better way to construct it. Here's a sample of what I'm...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.