Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations TouchToneTommy on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
-
How to find signals whie doing post-layout simulation?
Hi, I am working with an FPGA design of hierarchic structure. The pre-layout simulation is successful but the post-layout simulaton is not as expected. I don't know how to find the problem, because all the signal names (except for the top-most port) in the post-layout simulation are generated...
