Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations bkrike on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
-
wait for
I am making an LCD interface, and for the initialization part, several signals must be delayed over some time. How can I go about incorporating the "wait for" statement so that I can delay the first several signals when initializing? Any help would be greatly appreciated... -
Parallel to Serial Conversion
I'm attempting a parallel to serial conversion but i'm having difficulties implementing it. i have two signals (ImodDATA and QmodDATA) 11-bits wide that are concatinated with 3 more bits to yield the desired 14-bit dataOUT output. there are some conditions as described in the code, but the... -
DLL
So I tried to use a DLL for implementing a phase shift (better performance at fanout), but when trying to simulate it using a testbench (in ModelSim XE II 5.7g), it doesn't work. Am I missing something? BTW, I used "XAPP132 DLL 1X and 2X" example from the xilinx home to make the code... -
Phase Shifting
Just wondering if there's a more efficient way of creating two phase shifted signals which are going to be used later for sampling. Also, is it possible to create a phase shifted signal running at the maximum frequency of the clock? my guess is no, but maybe i'm wrong. here's what i came up... -
BPSK/QPSK implementation in VHDL
Does anyone know how to implement BPSK, QPSK, OQPSK or any other type of modulation in VHDL. Any links to such material would be appreciated. Thanks.
