Tek-Tips is the largest IT community on the Internet today!

Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!

Register Log in
  • Congratulations TouchToneTommy on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!

Search results for query: *

  • Users: sunnyd68
  • Content: Threads
  • Order by date
  1. sunnyd68

    asynchronous to synchronous design

    I am trying to design an asynchronous to synchronous design within a FPGA (Field programmable gate array) but have been unsuccessful so far. The exact problem is as follows : There is a pseudo-random data stream coming at approximately 8 Mbps with respect to a 8MHz clock. The data can vary...

Part and Inventory Search

Back
Top