Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations Rhinorhino on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
Search results for query: *
- Users: adytaKriss
- Content: Threads
- Order by date
-
Problems with the Ands?
I am new in the programming in VHDL, and am doing a adder subtracter but me mistakes appear with the AND. 1 Library ieee; 2 Use ieee.std_logic_1164.all; 3 Entity Sumador_Restador is 4 port(A0,A1,A2,A3,B0,B1,B2,B3,E: In std_logic; 5 S0,S1,S2,S3,T0,T1,T2,T3,T4: Out std_logic); 6 End...- adytaKriss
- Thread
- Replies: 0
- Forum: VHDL
