Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations wOOdy-Soft on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
-
VHDL code, what's wrong
Hello, The following code comes from the Altera web site. It indicates the implementation is incorrect. It seems to simulate OK. Can anyone tell me what's wrong with it? ENTITY dff IS PORT( enable : IN BIT; d, clk : IN BIT; q : OUT BIT ); END dff...
