Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations Rhinorhino on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
Search results for query: *
- Users: MrAndersan
- Content: Threads
- Order by date
-
Instantiating in VHDL
Hello all, I am trying to create a signed array multiplier using combinational logic on Xilinx's free ISE 9.2i webpack. First off, one strange issue, the program won't even let me synthesize any verilog modules. So I've been coding in VHDL, which is ok, but my Professor's lecture notes are in...- MrAndersan
- Thread
- Replies: 1
- Forum: VHDL
