Hello, I'm new to vhdl and synthesis so please forgive me if my questions seem blatantly obvious.
I am using xilinx ise 9.1 and modelsim se.
I wrote a vhdl model using modelsim and completed the functional simulation with everything working fine.
The synthesis, translate, map and place & route...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.