I would like to ask, if there are known problems with value assignements to the inout port of std_logic_vector type. (From IEEE.std_logic_1164). My program seems to work correctly, but when I try to assign a value to the port (for example Data <= "ZZZZZZZZZZZZZZZZ"; ) it just doesnt work and the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.