hello everybody
Excuse me for my english,
I have a problem in VHDL
I seek how to especially use the asserts in a precise case. for those which do not know the assert is a little a débugger.
I have many signals has to test (to check the timings), I seek to analyze each signals and...