I have a doubt about the concept of the RTL description within a VHDL design.
*Is the RTL a way of VHDL coding or a squematic design?
*If it´s VHDL coding, what are the differences with the "standar" VHDL code, because I´ve searched in many tutorials and they talks about...