Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations bkrike on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
Recent content by tassingremi
-
multiple rising edges(clocks), falling edge
yeah! That's what i did. thanx anyway. The multiple architectures stuff didn't work because the compiler was only considering the last one.- tassingremi
- Post #4
- Forum: VHDL
-
multiple rising edges(clocks), falling edge
I try using multiple architectures for the same entity but still don't if it will work.- tassingremi
- Post #2
- Forum: VHDL
-
multiple rising edges(clocks), falling edge
Hi all, i would really appreciate to get some help here. Basically, i have a component with 3 inputs(buttons) and i need to check if any of them has been pressed or released for further use. So i wanted to deal with them as they were just clocks. But it seems like multiple clocks are not...- tassingremi
- Thread
- Replies: 3
- Forum: VHDL
