Hello guys, im starting to learn VHDL programming, i have a manual, i´m using MODELSIM, and i write the code that appears in the manual but it finds an error!!, can u help me?
the code is:
entity adder is
port(a : in std_logic;
b : in std_logic;
cin : in...