Hi,
I am working on a test jig board used to burn in new oscillators. There are 24 oscillators on the board and a Xilinx CPLD is used to select one of them to read from. The selection is performed through the CPU's data bus. The interface between the CPU and CPLD consists of a chip select...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.