Hi All,
I am doing an FPGA Design where most of the VHDL code I am using is a reuse from another device (Designed by some other group who are not around).
In this code(s), there are a lot of signal assignments where the output of a block or even an internal used signal is not clocked. As a...