Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations wOOdy-Soft on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
Recent content by EEattemptingVHDL
-
Problem with simple(ish) counter
Clock division Debounce I am had the same type of error as cdchilds "ERROR: Signal cnt cannot be synthesized, bad synchronous description." The error came with this code: process(button_in,cnt) begin if(cnt = 70000000)then --70M = 0.5sec at 80MHz cnt <= 0...- EEattemptingVHDL
- Post #10
- Forum: VHDL
