Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations bkrike on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
Recent content by byoung
-
VHDL logic error
I am using the Xilinx WebPack synthesizer and I get an error with exit code 0006 from this piece of code -- All syntax is correct in the file. This code will compile with Figaro software from Atmel. Any suggestions? If you need a better description let em know, here is the snippet of code...
