hi
im using model sim to compile some of my vhdl codes. but, i see an error message, which i couldnt be able to solve up to now, while compiling one of my .vhd file.
the error message is:
# ** Error: F:/Master Courses/EE 598/EA HW2/ALU16BIT_ENTITY.vhd(22): Cannot resolve slice name as type...