INTELLIGENT WORK FORUMS
FOR COMPUTER PROFESSIONALS

Log In

Come Join Us!

Are you a
Computer / IT professional?
Join Tek-Tips Forums!
  • Talk With Other Members
  • Be Notified Of Responses
    To Your Posts
  • Keyword Search
  • One-Click Access To Your
    Favorite Forums
  • Automated Signatures
    On Your Posts
  • Best Of All, It's Free!

*Tek-Tips's functionality depends on members receiving e-mail. By joining you are opting in to receive e-mail.

Posting Guidelines

Promoting, selling, recruiting, coursework and thesis posting is forbidden.

Jobs

have error

have error

(OP)
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity sort is
port(reset,clk:in std_logic;
sort_array :in std_logic_vector(3 downto 0);
data_out:out std_logic_vector(3 downto 0));

architecture sort_a of sort is
type sort_array is array (0 to 4)of std_logic_vector(3 downto 0);
constant sample : sort_array :=(0000,0010,0100,0110,1000);
variable i : integer range 0 to 4 ;
process(clk)
begin
if rising_edge(clk)then
if reset="1";
data_out<=sample(i);
else
data_out<=(0000,1000,0010,0100,0110);
end if ;
end if;
end process;
end sort_a;


this is the error of this code , i want solution
near "process": expecting END

Red Flag This Post

Please let us know here why this post is inappropriate. Reasons such as off-topic, duplicates, flames, illegal, vulgar, or students posting their homework.

Red Flag Submitted

Thank you for helping keep Tek-Tips Forums free from inappropriate posts.
The Tek-Tips staff will check this out and take appropriate action.

Reply To This Thread

Posting in the Tek-Tips forums is a member-only feature.

Click Here to join Tek-Tips and talk with other members!

Resources

Close Box

Join Tek-Tips® Today!

Join your peers on the Internet's largest technical computer professional community.
It's easy to join and it's free.

Here's Why Members Love Tek-Tips Forums:

Register now while it's still free!

Already a member? Close this window and log in.

Join Us             Close